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This work reports an approach to study complementary pairs of bipolar junction transistors, often
used in push-pull circuits typically found at the output stages of operational amplifiers. After the
data is acquired and pre-processed, an Early modeling approach is applied to estimate the two re-
spective parameters (the Early voltage Va and the proportionality parameter s). A voting procedure,
inspired on the Hough transform image analysis method, is adopted to improve the identification
of Va. Analytical relationships are derived between the traditional parameters current gain (β)
and output resistance (Ro) and the two Early parameters. It is shown that β tends to increase
with s for fixed Va, while Ro depends only on Va, varying linearly with this parameter. Several
interesting results are obtained with respect to 7 pairs of complementary BJTs, each represented
by 10 samples. First, we have that the considered BJTs occupy a restricted band along the Early
parameter space, and also that the NPN and PNP groups are mostly segregated into two respective
regions in this space. In addition, PNP devices tended to present an intrinsically larger parameter
variation. The NPN group tended to have higher Va magnitude and smaller s than PNP devices.
NPN transistors yielded comparable β and larger Ro than PNP transistors. A pattern recognition
method was employed to obtain a linear separatrix between the NPN and PNP groups in the Early
space and the respective average parameters were used to estimate respective prototype devices.
Two complementary pairs of the real-world BJTs with large and small parameters differences were
used in three configurations of push pull circuits, and the respective total harmonic distortions were
measured and discussed, indicating a definite influence of parameter matching on the results.
“Unity and complementarity constitute reality.”
W. Heisenberg
I. INTRODUCTION
Transistors, in their discrete or integrated versions, re-
main at the heart of modern electronics. While these
devices typically operate as switches in digital electron-
ics, they are often used as amplifiers in linear or analog
electronics. As implied by its own name, linear electron-
ics usually requires these amplifiers to be as much linear
as possible, in order to avoid distortions and preserve the
original signal information, except for the changes in am-
plitude magnification that constitutes the main purpose
of amplification (e.g. [5, 16, 23, 24, 27]). As it could be
expected, the success in achieving good linearity of tran-
sistors depends, to a large extent, on characterizing their
electronic properties, as well as modeling these devices,
which can then be combined into circuits with improved
linearity and other functionalities (e.g. filtering, mixing,
etc.).
∗ ldfcosta@gmail.com
The beginnings of modern electronics can be traced
back to the transistor invention [22]. Bipolar junction
transistors – BJTs – followed suit, playing a decisive role
in the popularization of electronic equipments. BJTs,
still largely used nowadays, are current-controlled devices
typically characterized by their current gain β and out-
put resistance Ro. One of the problems that initially
challenged the applications of BJTs is the fact that β
tends to vary largely among samples even from the very
same lot. Other important properties of a BJT, such as
its output resistance Ro, are also subjected to variability.
Ultimately, it was the systematic application of negative
feedback (e.g. [2]) that paved the way to the widespread
application of BJTs in electronics. The principle here is
to exchange gain for parameter invariance, linearity and
extended bandwidth (e.g. [2, 3, 19]), though it should be
reminded that these effects are respective to each of the
four types of electronic feedback (e.g. [2, 3, 19]). How-
ever, despite its impressive efficacy, there are limits to
what can be accomplished with negative feedback. For
instance, strong nonlinearities will require more intense
negative feedback levels and respectively implied large
gain reductions.
One of the simplest amplifying approaches using BJTs
is the common emitter circuit operating in classes A
(e.g. [5, 18]), in which the operation point is often lo-
cated near the center of the linear region excursion (as-
suming symmetric signals) in order to optimize linearity
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2and signal excursion. Unfortunately, this circuit requires
substantial constant DC biasing, implying in heating and
energy loss. An alternative approach, using a comple-
mentary pair of transistors – one PNP and one NPN, is
the push-pull configuration (e.g. [5, 14, 16, 23, 24, 27]),
operating in B or AB classes. Basically, in the former
case, the positive part of the input signal is amplified by
the NPN transistor, while the negative feeds the PNP
BJT, therefore allowing null biasing and virtually no loss
of DC power, also reducing thermal dissipation. The
push-pull configuration is particularly important in elec-
tronics as it is adopted as output stage for many off-the-
shelf operational amplifiers (OpAmps) [21, 26].
Yet, all these circuit types are not completely linear.
First, we have the fact that β and Ro vary with the input
signal magnitude, implying nonlinearities. Shortcomings
also arise in the simplest push-pull configuration: (i) it is
prone to thermal runaway, so that special care is required
to limit the output current, (ii) it incorporates an inher-
ent nonlinearity occurring as the signal of input signal
crosses-over the null operation point, and (iii) two power
supplies are now required (one positive and another neg-
ative). Though negative feedback (e.g. [2, 3, 19]) is typ-
ically employed in order to minimize this unwanted dis-
tortion, a recent study [10], considering a set of individ-
ual NPN BJTs operating in Class A, has suggested that
moderate levels of negative feedback may not be enough
to guarantee total BJT parameters invariance. There-
fore, proper negative feedback action may benefit from
starting with a good linearity level.
Though a better understanding of the operation of
BJT as building blocks can contribute to devising bet-
ter circuit configurations, BJTs turn out to be relatively
complicated to characterize as a consequence of quantum
mechanics effects, variability of fabrication parameters,
contamination, among other issues. One of the most in-
teresting manners to better understand a BJT (as well
as any other transistor) is by using some modeling ap-
proach. A particularly simple, geometrical model based
on the Early effect [11] was recently proposed that al-
lows an intuitive representation of the transistor transfer
curve (or function) by using only two parameters: the
Early voltage (Va) as well as the proportionality param-
eter s (it has been experimentally verified in [11] and in
this work that, usually, θ ≈ sIB). While traditional pa-
rameters such as β and output resistance Ro vary with
the collector voltage (Vc) and current (Ic), the two Early
model parameters, Va and βθ remain mostly constant (in-
side the linear operation region) for a given BJT. Thus,
in a sense the Early parameterization seems to be more
intrinsic and natural to BJTs.
The main purpose of the present work is to address the
questions of modeling and characterization of the prop-
erties of complementary small signal transistors. Start-
ing with experimental data corresponding to the voltages
and currents of complementary pairs of BJTs subjected
to DC scanning, we then applied the Early approach so
as to map each device into the Early space, defined by
the respective Early voltage (Va) and the proportional-
ity parameter s. However, unlike in [11], Va estimation
is herein performed by using a voting scheme inspired
on the image analysis technique known as the Hough
transform (e.g. [7, 9, 15]). By reducing the interference
between the isoline projections into the Vc axis, while
emphasizing the coherent isolines, this methodology has
potential for improving the accuracy for Va and s es-
timation. Analytical relationships are also established
between the Early parameters Va and s and the more
traditional current gain β and output resistance Ro pa-
rameters of BJTs. It is found that the average values of
β, namely 〈β〉 tend to increase with s for fixes Va. It
is also verified that the output resistance Ro increases
linearly with the magnitude of Va and is completely in-
dependent of s. In principle, however, the relationship
between Va and s was unknown, but the reported ex-
perimental results demonstrated that they tend to vary
so as to keep β within a relatively narrow range. These
results also corroborated the linear relationship between
θ and s, namely θ = sIB (IB is the base current) for
all considered devices, as had been suggested in a previ-
ous work [11]. The estimation errors for Va and s were
found to be relatively small, being somewhat larger for
the PNP cases than the NPN as a consequence of the
larger parameter variation of the former group. The dis-
tributions of Va, s, 〈β〉, Ro and the amount of votes ob-
tained for each isoline in the VcXIC space were estimated
and showed several interesting features. Two other pa-
rameters, corresponding to the regression offset while es-
timating the isolines as well as the relationship between
β and Ib were also discussed in terms of the respective
densities. The pairwise relationship between Va and s
resulted in two well-separated groups corresponding to
the NPN and PNP transistors in both the Early and the
〈β〉 × 〈Ro〉 spaces. Several additional interesting results
were obtained, including the larger parameter variation
of PNP devices and other differentiating properties. A
pattern recognition method, namely linear discriminant
analysis (LDA), was then applied in order to identify
an optimal linear separation boundary between the two
types of transistores, and the respective average param-
eters were used to estimate prototypical configurations
for the NPN and PNP devices. An analytical develop-
ment considering the derived equations with respect to
total harmonic distortion in simplified common emitter
configurations showed that the THD for the considered
circumstances does not vary with Va, being a function of
3s only. In order to illustrate the application potential of
the reported methods and results, three pairs with vary-
ing parameter similarity were used to build three push
pull circuit configurations, and the results confirm the
importance of parameter matching for reducing the THD
level.
This article starts by briefly presenting the three con-
sidered push pull configurations using complementary
pairs of BJT, and proceeds by describing the data ac-
quisition system, the experimental procedure, and pre-
processing. The Early effect, voltage and modeling is
then presented, together with equations for relating the
Early parameters locally with the more traditional pa-
rameters β and Ro. However, these expressions can
only characterize these relationships locally, for specific
(Vc, Ic) settings. They are here extended to express rela-
tionships between Va and s and averages of β and Ro esti-
mated through the whole operating region in the (Vc, Ic)
space, allowing a direct bridge between these two alterna-
tive parametric representations. The enhanced method
for Early parameter estimation, based on Hough trans-
form voting, is then described, illustrated, and discussed.
The obtained results are reported and discussed next,
first by individual densities, then in pairwise fashion be-
tween parameters. The definition of a prototypical Early
space and NPN/PNP groups is also presented. Two com-
plementary pairs with varying levels of parameter simi-
larity are then employed in three push pull circuit con-
figurations and the respective THDs are measured and
discussed. This article concludes by recapitulating its
main contributions and relating several prospects for fu-
ture investigations.
II. THREE PUSH-PULL CONFIGURATIONS
Figure 1 depicts the simplest push-pull circuit includ-
ing a complementary pair of transistors (PNP and NPN),
marked as T1 and T2. The input signal vi(t) enters the
bases of these two transistors, which have their collector-
base junctions inversely biased and the base-emitter junc-
tions directly biased. The positive portion of the input
signal is amplified at T1, and the negative part is dealt
with by T2. The outputs of these two transistors are lin-
early superimposed onto the resistive load (RL), adding
up the positive and negative parts of the amplification.
In a sense, the two complementary transistors act in in-
tegrated fashion, almost as a single device. Two power
supplies are required, typically VCC and −VCC . Observe
that cross-over noise is implied by the offset voltages
(about 0.6V ) induced by the forward biased base-emitter
junctions. It is interesting to notice that the push-pull
configuration can be thought of as a combination of two
complementary common emitter circuits biased at null
voltage, but with the difference that the output sign is
inverted as a consequence of deriving it from the emit-
ters rather than the collectors. Observe that the currents
entering the collectors have not other option (except for
effects such as current leakage) than leaving the transis-
tor and flowing through the load resistance. As in sin-
gle transistor common emitter configurations, negative
feedback (e.g. [2, 3, 19]) will tend to increase the output
resistance, which is not desirable when driving reactive
loads because it can lead to phase distortion.
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FIG. 1: One of the simplest push-pull configurations. The input
signal vi(t) is driven into the bases of the two transistors T1 and T2.
The positive portion of this signal is amplified by T1, while the
negative is processed by T2. The outputs of these two complementary
transistors are added up, feeding the load resistance RL. Observe the
two required symmetric power supplies and that cross-over distortion
appears around the null voltage of the output signal. Note that this is
not a practical circuit as, among other issues, it does not incorporate
current limitation at the output and is prone to thermal runaway.
Also, it would be needed to decouple DC current to the input and
output lines through respective capacitors.
Several means can be applied to minimize the un-
wanted cross-over distortion. Two possible approaches
are shown in Figures 2, and Fig. 2. In the first case, two
diodes are added so as to compensate the offset (about
0.6V ) implied by the forward bias of the base-collector
junctions. The resistors are added in order to bias the
diodes. The circuit in Figure 2 includes an operational
amplifier (op amp) for implementing negative feedback.
Now, the input signal is driven into the positive lead of
the op and, while the negative monitors the output signal
at the load resistance RL.
III. THE DATA ACQUISITION SYSTEM
Each of the considered transistors was scanned by a
custom-designed microprocessed system, yielding respec-
tive voltages and currents. The basic experimental set-
up is shown in Figure 4, with respect to measurements
of NPN and PNP devices, respectively. Recall that, in
these two circuit configurations, all voltages and currents
in the PNP are opposite to those in the NPN case. For
simplicity’s sake all voltages and currents in the PNP
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FIG. 2: The simple push pull configuration in Figure 1 can be
improved by adding two diodes so as to compensate for the offset of
the forward biased base-collector junctions of the two BJTs.
Respective resistors R1 and R2 are added in order to bias the diodes.
Note that additional efforts are required to make this circuit practical.
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FIG. 3: Negative feedback version of the push pull configuration in
Figure 1. The output signal Vo(t) is negatively fed back into the op
amp input, contributing to make the output more similar to the input
signal. Note that additional efforts are required to make this circuit
practical.
case, which are all negative, are used in the present arti-
cle in magnitude (positive values)..
DAC-generated voltages are applied at the points VBB
and VCC , and the voltages at these points, as well as at
the points VB and VC , are acquired by respective ADCs.
The base and collector currents can be immediately de-
termined from these voltage values, taking into account
Ohm’s law and the values of RC and RB . The data is ob-
tained by scanning VCC from 0V to 10V at ∆VCC steps
and, for each of the values, VBB is scanned from 0V to 2V
at ∆VBB steps. The herein reported experiments consid-
ered 256 points of resolution for VBB and 128 points for
VCC . Thus, the characteristic surface IC × VC of each
transistor can be obtained by sliding the load line with
a load resistance RL = 673Ω, as a consequence of the
variable VCC . Other scanning procedures can be used,
leading to similar results as the characteristic surface of
a transistor does not depend on external compontens.
Observe that the value of RL is not critical and nearly
the same characteristic surfaces, which depends only on
the device and not on the attached resistances, will be
obtained for the same BJT by using different values of
RL, the absolute maximum ratings being observed.
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FIG. 4: The experimental set-up employed for imposing the voltages
VCC and VBB and obtaining the respective values of these two
voltages, as well as VC and VB . Measuring back the fed voltages VCC|
and VBB is adopted in order to have direct access to the voltages in
the circuit, avoiding open loop estimation of these two values. For
simplicity’s sake all voltages and currents in the PNP case, which
are all negative, are considered in the present article in magnitude
(positive values).
The acquisition system uses a 16-bit microprocessor
connected to a host providing mass memory resources
(SD card) and internet connection The microprocessor
subsystem also includes RAM and ROM memory as well
as decoding and buffering circuitry. The microprocessed
system is illustrated in Figure 5. A 12-bit twin digital-
analog converter (DAC) is used, with respective driving
buffers allowing programmable gain and offset. The sig-
nal acquisition is performed by a 12-bit quadruple multi-
plexed input analog-digital converter (ADC), and each
channel is provided with separate buffering and sam-
ple/hold circuitry. Observe that all sample-and-hold cir-
cuits are strobed simultaneously to guarantee a snap-
shot of the DC voltage state of the monitored circuit,
improving the coherence of the measured values. The
digital and analog portions of this system occupy sepa-
rate printed circuit boards for improved noise immunity,
with the analog board being cased in a special shield-
ing box. All power supply inputs and voltage rails are
thoroughly decoupled. The observed noise level at the
5experiment portion of the analog board is in the order of
the smallest division of the ADCs. The microprocessed
subsystem connects to a host computer in order to allow
internet access and mass memory (mainly SD card), and
the data is analyzed in another, separated off-the-shelf
microcomputer.
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FIG. 5: The microprocessor-based system used for data acquisition.
The microprocessor subsystem, which also includes memory and
driving circuitry, is connected to a twin DAC and a quadruple ADC.
The DAC is buffered drivers with adjustable gain and offset. The
ADC is connected to sample-and-hole, buffering circuits, which have
their sampling signal in common so as to ensure synchronous
acquisition of the voltages VCC , VBB , VC and VB . The
microprocessor subsystem connects to a host for mass memory (SD)
and internet connection.
IV. ACQUISITION AND PRE-PROCESSING
The four acquired voltages, VCC , VBB , VC , and VB ,
as well as the derived currents IC and IB , are then used
in order to obtain the isolines of the IC × VC transistor
characteristic surface, which are illustrated in Figure 19 .
This is done as follows: First, the data indices are prop-
erly reorganized in order to derived the isolines obtained
respectively to each VBB represented as functions of IB .
Next, each isoline is slightly smoothed with an average fil-
ter along IB , in order to reduce eventual acquisition and
resolution noise. Then, a linear resampling (actually an
undersampling) is applied along these isolines (the inter-
polation free variable corresponds to IB) so as to obtain
a fixed, angularly equispaced, number of isolines Ni for
every transistor and reinforce the quality of the signals.
As a consequence the ∆IB step isolines from one isoline
to the next is not the same for all transistors, but the
VC × IC is covered in a more uniform manner. We have
adopted Ni = 100 for all reported experiments.
V. THE EARLY MODELING APPROACH
Discovered by James M. Early in 1952 ([13]), the Early
effect corresponds to an important phenomenon taking
place inside junction transistors. Basically, the width
of space charge at the base decreases as collector volt-
age is increased, yielding an increase of the current gain
α. This phenomenon is dominant in defining the col-
lector conductance and is used in several BJT modes
jointly with several other parameters. Graphically, the
Early effect can be simple and neatly identified by a con-
vergence of the IB isolines at a negative value Va (the
Early voltage) along VC axis, as illustrated in Figure 6,
which also shows the involved variables and the rectan-
gular region of interest Q (delimited by the axes and the
dashed lines) in which our analysis is based. This region
is characterized by forward biasing of the base-emitter
junction and inverse bias of the collector-base junction.
It is argued here that, to a good extent, the electronic
properties of a junction transistor (e.g. β and Ro) in the
linear region(disregarding the relatively small strips for
the cut-off and saturation regions) are to a large extent
determined by Va. For instance, the larger the magnitude
value of this voltage, the larger the output resistance Ro.
At the same time, larger the magnitude of Va may also
affect β, but this depends on how the angle θ varies with
IB . Henceforth, θ is given in radians values. A relation-
ship between Va and the values of β average through the
region Q is derived further in this article. Observe that
the Early parameterization can be understood as being
more intrinsic, natural and effective than the more tradi-
tionally used approaches, because the Early parameters
Va and s mostly do not vary with VC or IC in the linear
region. Yet, it is possible to derive other more traditional
parameters from the Early formulation, as done in this
work.
A simple model of junction transistors by using only
the Early effect has been reported recently, [11] which is
henceforth adopted. This model, which is restricted to
the linear region of operation, involves only two parame-
ters: (i) Va and (ii) s, the latter corresponding to the con-
stant of proportionality between IB and θ (i.e. θ = sIB).
This linear relationship, which is henceforth adopted in
this work, was observed for several real-world BJTs [11]
6IC
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FIG. 6: The Early effect implies that prolongation of the isolines in
the VC × IC space, parametrized by IB , intersect the VC axis at a
well defined value Va, known as Early voltage. The typical operation
of a BJT, with the collector-base junction inversely biased and
base-emitter junction forward biased, occurs within the operation
region Q, observed the power, current, frequency, and voltage
limitations of the device.
and confirmed for the BJT devices adopte in the present
work. Given only these two parameters, and the IB defin-
ing a isoline, IC , indexed by IB , can be easy and conve-
niently obtained as:
IC = tan(θ)(VC − Va) = (1)
= tan(s IB)(VC − Va).
Observe that tan(θ) acts as a conductance, having f
(Mho, or Siemens) as unit.
Alternatively, we have that:
VC =
IC
tan(θ)
+ Va (2)
=
IC
tan(s IB)
+ Va.
The value of Ib for which the isolines cross the IC axis
at its maximum value IC,max can be immediately calcu-
lated as:
IB,max = atan(IC,max/Va)/s, (3)
which implies θmax = sIB,max.
The main traditional parameters of the junction tran-
sistor — namely the current gain β, the output resistance
Ro, as well as the transresistance RT — can now be de-
termined as:
β(VC , IC) =
∂IC
∂IB
∣∣∣∣
VC
= s (VC − Va) sec2(sIB), (4)
Ro(VC , IC) =
∂VC
∂IC
∣∣∣∣
IB
=
1
tan(s IB)
, (5)
RT (VC , IC) =
∂VC
∂IB
∣∣∣∣
IC
= − s IC
sin2(s IB)
. (6)
The simplicity and graphical intuition of these equa-
tions are a welcomed consequence of the straightforward
Early modeling approach.
Table I shows the theoretically obtained isolines for
several combinations of values of the parameters Va and
s. Observe that these parameters are given for the whole
first coordinate system quadrant, ignoring the saturation
and cut-off region for simplicity’s sake. In real-world
transistors, these two regions would limit, to a relatively
small extent, the region of linear operation of the junc-
tion transistor respectively. These case-examples illus-
trate the behavior of the Early model parameters Va and
s with respect to isolines equispaced by ∆Ib = 2µA in
the VC × Ic space for 9 combinations of values of the
Va = −100,−80,−20 and s = 3, 4, 5 parameters. If s
is kept constant (as well as the bounding region of the
IC×VC space), BJTs with larger Va magnitude will have
larger Ro. However, it does not necessarily follow that
junction transistors with larger Va will have larger or
smaller average β. The inference of this dependency is
part of the objectives of the current work. Actually, be-
cause the average current gain in small signal industri-
alized transistors tend to be roughly similar, it could be
expected that devices having larger Va magnitude will
tend to have smaller s (or vice-versa), in order to keep
the current gain nearly constant among devices. The
relationship between these parameters will be further ex-
plored in the experimental sections of this article.
Because BJTs have been traditionally characterized by
the β and Ro parameters, it is interesting to derive rela-
tionships between these parameters and Va and s. One
of the disadvantages of the more traditional approach is
that β and Ro vary along the VC×IC characteristic space.
Indeed, both these parameters will continuously change
as the transistor voltages and currents vary during nor-
mal operation. So, we need to consider the average values
of these two parameters within a given region (operation
space), which are henceforth expressed as 〈β〉 and 〈Ro〉.
Other regions, or even curves (e.g. load lines), of interest
can be taken into account while deriving these averages.
These relationships, derived analytically by integrating
the two parameters along the operation region Q, are
given as follows:
where A is the area of the region through which the
parameters are integrated. In the present case, it cor-
responds to the area of the operation region Q, so that
A = (IC,max − IC,min)/VC,max.
It follows from these relationships that 〈β〉 varies in
a non-linear way with Va and linearly with s. The out-
put resistance, however, does not vary with Va. Fig-
ure 7 depicts the values of 〈β〉 in terms of Va and s,
for −150V ≤ Va ≤ 0V and 0 ≤ s ≤ 14, respec-
tively. A peak average current gain exceeding 2000 is
7TABLE I: Isolines defined by Ib equispaced by ∆Ib = 2µA in a region of the VC × Ic space, for several combinations of Va and s values. It does
not necessarily follow that BJTs with larger Va will have larger or smaller average β.
〈β〉 = 1
A
∫ VC,max
0
∫ IC,max
0
β(IC , VC)dVCdIC =
=
s
6VC,max
[
2I2C,maxln
(
Va − VC,max
Va
)
+ 3V 2C,max − 6VaVC,max
]
, (7)
〈Ro〉 = 1
A
∫ VC,max
0
∫ IC,max
IC,min
Ro(IC , VC)dVCdIC =
(
V 2C,max − VC,maxVa
)
VC,maxIC,max
ln
(
IC,max
IC,min
)
, (8)
8observed, corresponding to the parameter configuration
(Va = Va,max, s = smax). Because typical small signal
BJTs are known to have average current gain nearly be-
tween 50 and 500, only a relatively small region of the
Va timess space will be populated by real-world devices,
which is indeed confirmed in the experimental part of this
work.
The linear relationship between 〈Ro〉 and Va is pre-
sented in Figure 8. It follows that increased output re-
sistances will be obtained for large magnitude values of
Va.
VI. NUMERICAL ESTIMATION OF EARLY
MODEL PARAMETERS
So far we have discussed the characteristics and impli-
cations of the Early modeling of BJTs on a purely analyt-
ical basis. In order to extend the Early-based analysis to
real-world devices, so as to better understand the statisti-
cal properties of the transistors parameters and their in-
terrelationship, it is necessary to resource to experimen-
tal approaches, which constitutes one of the objectives of
the current work. More specifically, we need the means
for, given a set of real-world devices, deriving their iso-
lines (level-sets) and estimating the respective Early pa-
rameters Va and s, as well as the more traditional 〈β〉 and
〈Ro〉. We have already discussed in Section IV how the
adopted acquisition system is capable of obtaining the
voltages VCC , VC , VBB and VB and the currents IC and
IB , as well as the pre-processing that is applied in order
to obtain angularly equispaced isolines and reduce acqui-
sition and other types of noise. These isolines can now be
numerically handled in order to estimate the Early pa-
rameters. An experimental approach to Early modeling
has been described [11] (see also [10] for the estimation
of Early voltage) which involves linear regression of the
isolines and respective identification of the intersections
of prolongations until crossing the VC axis by considering
averages or peaks of the density of crossings along the Va
axis. Though that approach has provided several useful
results, here we adopt a different procedure intended to
minimize the interference between the isoline prolonga-
tions as would be the case while taking the average of
the intersection voltage values in order to estimate Va.
Instead, we use an adaptation of the voting (or accumu-
lating) principle which has traditionally been one of the
stages of the Hough transform for detection of straight
lines (e.g. [7, 9, 15]). The Hough transform is an image
analysis method capable of identifying the presence of
multiple lines (or other types of curves) in an image even
in presence of noisy and occlusion. This method, when
applied for straight lines, involves mapping each of the
foreground image pixels into a curve (e.g. a sinusoidal or
straight line) in a respective two-dimensional parameter
space, discretely represented as the accumulator array.
Each point of this array covered by one of the mapping
curves is incremented (voting), so that peaks in the ac-
cumulator array indicate the putative presence of respec-
tive straight lines in the image, with the coordinates of
these peaks corresponding to the respective straight line
parameters. This accumulating, or voting, principle is
adopted here in order to identify intersections between
isolines among themselves, and not necessarily with the
VC axis. It has been experimentally verified that such
intersections sometimes appear in the case of real-world
BJTs. In addition to generalizing the identification of
intersections out of the VC axis, this accumulating ap-
proach also allows less interference between the isolines,
as would be otherwise obtained by taking averages of the
intersections with the VC axis. Another advantage of this
approach is that it becomes less critical and easier to re-
strict the isolines in order to avoid the saturation and
cut-off effects on the straight portions of these curves.
The Hough transform-inspired method to detect Va
and s is presented as follows. First, we adopt straight
(m, c) parameterization, instead of the polar (α, ρ) pa-
rameterization commonly used in the Hough transform.
This parameterization of straight lines is suitable for our
purposes here, because the straight lines to be detected
(the prolongations of the straight portions of the isolines)
can be geometrically normalized so as to keep the mag-
nitude of the slope parameter m small (problems are im-
plied when the slope reaches 1). The accumulator ar-
ray is chosen to be nearly square (in the sense of having
the comparable vertical and horizontal divisions) in or-
der to allow for better separation between the straight
lines. Figure 9 illustrates the accumulator structure
Acc[vC , iC ], corresponding to the parameter space region
defined by VC,1 ≤ VC ≤ VC,2 and IC,n ≤ VC ≤ IC,p, with
IC,n = −IC,p for ensuring symmetry. We henceforth take
VC,1 = −150V , VC,2 = 0V , IC,p = IC,max/4 ≈ 5mA The
resolution along the VC and IC axes are identified as ∆VC
and ∆IC , respectively.
Each isoline i identified as described in Section IV has
its parameters represented as (mi, ci). So, the accumula-
tion can proceed by calculating, for iC,1 ≤ iC,2, the value
ic(vc) as:
ic(vC) = round((mi vC + ci − IC,n)/∆IC). (9)
The respective accumulator cell Acc[iC , vC ] is incre-
mented for each obtained pair (iC , vC). Several methods
have been proposed (e.g. [6–8]) in order to improve the
voting scheme, such as updating also neighboring accu-
mulator cells around Acc[iC , vC ] and using interval arith-
9metics. Thus, each intersection between two or more
isoline prolongations will result in a count value larger
than 1. Once the accumulating procedure is complete,
we seek for the maximum count in the accumulator and
takes the respective coordinate VC,peak as an estimation
of Va. Figure 12 illustrates an example of the procedure
considering the isolines obtained for a real-world BJT,
with VC in Volts and Ia in mA. The prolongations of
the isolines of this real-world BJT converge at a point
VC , IC which is emphasized in white. Observe that, as
observed above, sometimes the convergence point results
with IC 6= 0, but this value has been found to be typically
very small, in the order of 0.1mA.
VII. RESULTS AND DISCUSSION
This section reports and discusses the main experi-
mental results obtained in this article. We henceforth
assume VC,max = 8V , IC,min = 1mA, IC,max = 15mA,
and Ni = 100 angularly equispaced isolines.
A. Experimental BJTs
The experiments reported in this work employied 7
BJT complementary pairs, each of them represented as
pii = (Ni, Pi), i = 1, . . . , 7, respectively to the NPN and
PNP cases. These devices were chosen as they are fre-
quently used in practice. Ten samples of each transistor
type were considered, all from the same lot. Pairs pi1 to
pi4 are members of a same family, as well as p5 and p6.
Table II gives some of the main electronic features of the
chosen BJT pairs.
The signals of these devices were obtained by the acqui-
sition system, and the above described procedures were
applied to each of them. The experiments were per-
formed for 0V ≤ VCC ≤ 12V and 0V ≤ VCC ≤ 2V
for the NPN devices, and for 0V ≤ VCC ≤ 12V and
0V ≤ VBB ≤ 2V otherwise. A total of 100 angularly
equispaced isolines were obtained for each device out of
the original 256 values of VBB , while VCC was sampled
with 128 values. The last 80 values of each isoline were
used for obtaining the isolines prolongations onto the VC
axis, which is done by minimum squares linear regres-
sion (e.g. [7]). The Hough voting scheme was performed
with VC,1 = −150V VC,2 = 0, ∆VC = 1, IC,n = −5mA,
IC,p = 5mA, and ∆IC = 500µA. The voting scheme
was applied not only for each generated point (iC , vC),
but also for the 8 nearest neighboring cells, as this proce-
dure allows additional tolerance to eventual noise in the
isolines.
We now proceed to illustrate the main data and results,
as derived for one of the considered BJTs (N6(7)). Fig-
ure 10 shows the angularly equispaced isolines obtained
for this device, together with a load line obtained for
VC = 8.5V and the resistance RL = 673Ω, the latter be-
ing used for scanning the device voltages and currents.
The saturation region can be identified at the righthand
side of the figure.
The obtained prolongations of the isolines, shown in
Figure 11, tend to intersect at a well-defined point close
to the Vc axis.
Figure 12 illustrates the accumulator array obtained
for the considered device. Observe that the isolines tend
to form groups, such as that emanating from the upper
portion of the characteristic surface. The adopted voting
scheme allows the identification of the most likely inter-
section, reducing the interference between the diverging
isolines, which often are obtained for the most extreme
isolines in the characteristic space. Observe also that the
resulting accumulation peak has non-null, though very
small, IC value, which is henceforth denominated the
Early current Ia.
The linear relationship between θ and s generally ob-
served for the considered devices are shown in Figure 13.
The proportionality parameter s can be estimated by per-
forming linear regression on this scatterplot, yielding also
the intersection value of the line with the θ axis, which
is henceforth denoted as cs.
The accuracy of the estimation of the Early parameters
was quantified in terms of the residual standard devia-
tion sigma for each case. Figure 14 shows the sigma for
estimating the isoline prolongations (obtained by linear
regression of the respective isolines), and 15 gives the
sigma for estimating the relationship between θ and IB .
In both these figures, normal fitting s are included with
respect to all the BJTs as well as the two groups NPN
and PNP. The obtained values are small and corroborate
the accuracy of the estimations. Interestingly, larger er-
rors are typically obtained for the PNP transistors, as
these tend to present larger parameter variability.
VIII. BJT INDIVIDUAL ANALYSIS
Tables III presents the Va values obtained for each of
the 140 considered BJTs, and table IV gives the respec-
tive s values.
Each of the considered parameters (i.e. Va, s, Ia, ca,
acc) had their histograms (densities) estimated consider-
ing all pairs and by NPN or PNP type. The results are
presented in Figure 16. These densities provide valuabl
information about the behavior and parameter variabil-
ity of the considered BJTs.
In Figure 16(a), it is showed the distribution of the
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BJT pair 〈β〉 IC,max (mA) VCEO (V ) fT (MHz) relative features
pi1 300 100 60 150 large VCEO
pi2 450 100 40 150 –
pi3 300 500 30 300 large fT
pi4 300 100 30 250 linearity, low noise
pi5 350 800 40 200 large IC,max
pi6 350 800 20 200 large IC,max
pi7 200 200 40 65 –
TABLE II: Typically expected electronic features of the BJT complementary pairs used in the reported experiments.
BJT 1 2 3 4 5 6 7 8 9 10
N1 -76 -93 -91 -90 -72 -71 -83 -86 -83 -78
P1 -39 -35 -38 -39 -38 -58 -46 -48 -43 -45
N2 -99 -91 -84 -95 -90 -94 -90 -95 -99 -89
P2 -62 -50 -37 -40 -41 -21 -56 -50 -38 -57
N3 -94 -97 -95 -98 -96 -94 -96 -89 -91 -95
P3 -57 -48 -59 -52 -35 -54 -20 -60 -55 -57
N4 -125 -86 -78 -101 -96 -104 -79 -73 -68 -94
P4 -36 -30 -40 -43 -42 -42 -46 -43 -39 -39
N5 -100 -102 -112 -103 -113 -93 -109 -102 -109 -112
P5 -61 -58 -68 -79 -61 -63 -61 -73 -66 -63
N6 -96 -90 -92 -90 -98 -97 -92 -91 -99 -96
P6 -51 -22 -48 -23 -37 -38 -29 -34 -36 -35
N7 -114 -120 -115 -109 -131 -109 -107 -136 -110 -104
P7 -25 -37 -48 -46 -60 -29 -36 -24 -32 -28
TABLE III: The Va values obtained for each of the 140 considered
BJTs, organized as complementary pairs.
BJT 1 2 3 4 5 6 7 8 9 10
N1 3.67 3.17 3.22 3.26 3.31 4.16 3.21 3.32 3.44 3.56
P1 4.68 5.52 6.58 4.89 7.1 3.08 3.36 4.15 4.59 5.56
N2 2.47 2.60 2.86 2.42 2.68 2.58 2.7 2.56 2.52 2.67
P2 3.43 4.27 6.48 5.59 4.9 14.46 3.68 4.27 6.01 3.67
N3 2.54 2.46 2.58 2.48 2.56 2.61 2.54 2.71 2.67 2.53
P3 3.33 4.34 2.84 3.61 4.65 3.45 14.01 2.73 3.38 3.17
N4 0.85 2.15 3.28 1.96 2.19 2.04 3.41 4.2 3.52 2.08
P4 6.67 8.18 6.02 4.97 5.97 5.83 5.28 5.73 6.24 6.11
N5 2.24 2.56 2.55 2.62 2.29 2.95 2.51 2.55 2.56 2.59
P5 3.78 4.15 2.57 2.60 3.87 3.35 4.05 2.96 3.34 3.00
N6 2.32 3.80 2.53 2.42 2.27 2.39 2.45 2.54 2.33 2.45
P6 3.65 12.8 2.39 11.32 6.16 5.18 8.97 8.07 6.69 7.11
N7 1.24 1.35 1.43 1.67 1.13 1.62 1.82 1.05 1.12 1.34
P7 6.29 3.60 2.75 3.00 2.34 6.01 3.34 7.27 5.13 5.89
TABLE IV: The s values obtained for each of the 140 considered
BJTs, organized as complementary pairs.
estimated Early voltages Va. It follows from this result
that the two groups of transistors, NPN and PNP, are
markedly distinct one another with respect to this pa-
rameter, with the latter devices being characterized by
smaller magnitude of Va, implying in smaller output re-
sistance Ro but also less linearity and possibly smaller
gain than the NPN transistors. This observed tendency
is probably related to the fact that NPN are typically
employed in practice more often than PNP devices.
The distribution of the values of the Early parameter s
obtained for the chosen BJTs are shown in Figure 16(b).
Differently from what was observed for Va, the distribu-
tion of s is considerably narrower for the NPN transis-
tors, suggesting that this type of devices has an inher-
ently smaller parameter variability. Overall, BJTs tend
to have their s parameter values near 3, where the density
peaks.
The parameter that we have called Early current,
namely Ia, has its distribution shown in Figure 16(c).
This density function demonstrates that this parame-
ter has very small values, with a well-defined peak near
Ia = −0.0008A. These results suggest that PNP transis-
tors tend to have larger Ia values.
The distribution of cs values, pertaining to the inter-
section parameter obtained in the linear regression used
for estimating the relationship between θ and |IB are
presented in Figure 16(d). The NPN devices has a very
sharp peak near cs = 0, indicating almost no offset in the
relationship θ = sIB observed for the considered BJTs.
A much wider distribution is verified for the PNP devices,
possibly as a consequence of their larger parameter vari-
ability.
Figure 16(e) presents the accumulation values obtained
while estimating each of the pairs of parameter (Va, s)
for the 140 considered transistors. Very similar densities
were obtained for both NPN and PNP, with the most
common number of counts corresponding to 250 votes,
which corroborates the stability of the method.
A. Relationships among Early Parameters
We now proceed to analyzing the obtained results in
pairwise fashion, so as to better characterize parameter
variability and to identify possible relationships.
Figure 17, which is probably one the most important
contributions of the present work. shows the scatter-
plot defined by the Early voltage Va and proportionality
parameter s obtained for all the considered BJTs. Sev-
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eral remarkable results can be identified. First, we have
that all the considered BJTs occupy a relatively narrow
V−like strip along the Early space. This region pro-
gresses from smaller values of s of about 2, verified for
the NPN transistors, to ever increasing s parameters ob-
served for the PNP devices at larger values of Va. Second,
the two main types of transistors, NPN and PNP, are al-
most perfectly segregated one another, with the former
exhibiting larger magnitude of Va and smaller s, which
favors linearity but also implies larger output resistance.
An opposite trend is observed for the PNP transistors. In
addition, because the latter type has broader variation of
s and similar range of Va, this group is characterized by
larger parameter variability. Observe the intense overlap
between several of the considered NPN devices near the
center of the respective cluster.
Interestingly, the curve narrow band defined by the
isolines in the Early space and obeyed by the real-world
BJTs are remindful of a similar pattern found in a linear
discriminant analysis (LDA) of traditional parameters of
arrays of NPN transistors [12]. If that is so, it would cor-
roborate further the usefulness of using pattern recog-
nition approaches to study semiconductor devices and
circuits, which allowed that prediction of the interesting
relationship between the Early parameters.
Figure 18 shows the pairwise relationship between Va
and Ia. At least for the considered BJTs, no discernible
relationship between these two parameters are observed,
with a small Pearson cross-correlation of just 0.33. Ob-
serve that the NPN and PNP groups are well-separated
in this scatterplot, exhibiting a more circular distribu-
tion.
The relationship between the parameters Ia and cs,
shown in Figure 19, presented a strong negative corre-
lation. This correlation indicates that offset in the rela-
tionship between θ and IB (i.e. θ = sIB + cs) tends to
decrease in magnitude as Ia increases. Further investiga-
tion is required in order to better understand this effect.
Equations 7 and 8 can now be applied to transform
the Va×s scatterplot obtained for the real-world transis-
tors into the more traditional and electronically related
〈beta〉 × 〈Ro〉 space, which is shown in Figure 20. The
NPN and PNP groups are now much more dispersed,
but remaining almost completely separated. Interest-
ingly, the parameter variations for these groups in the
〈beta〉 × 〈Ro〉 are more comparable one another, though
the PNP is still more scattered than the NPN. The latter
type of transistors also resulted with higher 〈Ro〉, while
the 〈β〉 values of the two groups have strong overlap, with
comparable averages. Also, the subgroups corresponding
to the 14 types of transistors are much more separate
in this space than in the Early mapping, corroborating
previously similar results obtained for NPN devices [10].
Most of these subgroups also tend to present a similar
orientation, being in agreement with the similar cluster
orientations observed for NPN BJTs in [10].
B. The Prototypical NPN-PNP Early Space
By combining the experimental results and analytical
expressions derived in this work with pattern recogni-
tion concepts, namely the supervised method of Linear
Discriminant Analysis – LDA(e.g. [1, 7, 17]), it has been
possible to derive a prototype NPN-PNP Early space. As
it will be shown, this prototype space shows with simplic-
ity and objectively the overall properties and parameter
variation of these devices.
We start by obtaining isoline curves in the Early space
(V a, s) by using Equation 10, derived from Equation 7.
s〈β〉 =
6〈β〉VC,max
2I2C,maxln
(
Va−VC,max
Va
)
+ 3V 2C,max − 6VaVC,max
.
(10)
By using this equation, it is possible to draw level-sets
of fixed 〈β〉 in the Early space (Va, s). Also, we apply
LDA in order to find the optimal linear separation border
between the NPN and PNP groups of considered BJTs.
LDA is a multivariate statistics-based methodology capa-
ble of identifying, given a dataset of objects and respec-
tive measurements and categories, the orientations along
which the categories are maximally separated according
to a criterion based on the scattering of the overall and
category measurements.
The obtained results are shown in Figure 21(a), which
also includes a diluted representation of the devices. Re-
markably, all the considered transistors resulted between
the two isolines, which correspond to 〈β〉 = 100 (lower
curve) and 〈β〉 = 400 (upper curve). The oblique line
corresponds to the separatrix between the two groups
according to the LDA optimality criterion (based on the
distance and dispersion of the features of the devices n
the two groups). The average values of Va and s are iden-
tified for each group. The NPN group has overall vari-
ance (trace of the respective intra-class dispersion ma-
trix [7]) equal to 8686.01 while the dispersion obtained
for the PNP devices is equal to 12523.82. This indicates
that the used PNP devices have considerably large pa-
rameter variation than the NPN transistors.
The centers of mass (averages) of the Va and s of the
NPN and PNP groups are also identified in this figure,
and the respective theoretical isolines characterizing the
electronic operation of the NPN and PNP prototypical
devices in the linear operation region are shown as (b)
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and (c), respectively. Observe the markedly more in-
clined isolines obtained for the PNP transistors, imply-
ing in smaller output resistance. Interestingly, these two
prototype characteristic spaces are characterized by sim-
ilar 〈β〉. However, the prototype PNP device has about
twice as large output resistance Ro.
C. Theoretical THD Analysis Reveals a Surprising
Feature of BJTs
In this section, the obtained Early modeling analytical
relationships are considered in a theoretical THD analy-
sis. More specifically, we aim at quantifying THD levels
in terms of the Early parameters Va and s, as well as
their mapping into the 〈β〉 × 〈Ro〉 space.
We start by deriving some general results regarding
THD of signals given in terms of input and output
functions. Let the input signal be a perfect sinusoidal
x(t) = Axsin(2pifot), where Ax is the signal amplitude,
fo is its frequency, and t is time. In order to determine
the THD implied by a system that produces an output
signal y(t) = g(x(t)), where g() is a generic function, we
obtain g(x(t)), calculate its Fourier transform, and apply
the traditional THD definition:
THD(g(x(t))fo =
√
S22fo + S
2
3fo
+ . . .
Sfo
, (11)
where Sfn is the RMS voltage of the n− th harmonic
of g(x(t)).
Now, the first interesting property to notice is that the
THD does not depend on constant terms (b) or propor-
tionality constants (a), i.e.
THD(g(x(t))) = THD(ag(x(t) + b)). (12)
The second interesting property of THD is that it does
not depend on time scalings of the original signal x(t),
i.e.:
THD(g(x(t))) = THD(ag(x(rt)), (13)
provided complete periods of x(t) are used in both
cases.
Now, it has been shown [11] that, for a common emit-
ter with null emitter resistance and the load attached
between the collector and VCC of an NPN transistor, we
have:
VC(t) =
VCC +RLVatan(sIB)
RLtan(sIB) + 1
(14)
IC(t) =
(VCC − Va)tan(sIB)
RLtan(sIB) + 1
. (15)
A third equation can be added to express the power
dissipated:
PC(t) = VC(t)IC(t) =
VCCtan(sIB)(VCC − V a)
[RLtan(sIB + 1)]
2 . (16)
The THD implied by the mapping of IB into IC can
be expressed by using Equation 14 and imposing x(t) =
IB(t) = Axsin(2pifot):
THDfo
(
(VCC − Va)tan(sAxsin(2pifot))
RLtan(sAxsin(2pifot)) + 1
)
. (17)
By considering the property in Equation 12, we have:
THDfo
(
1
RL + 1/tan(sAxsin(2pifot))
)
. (18)
Surprisingly, it can be immediately verified that the
current THD of the considered common emitter NPN
configuration operating in linear region (Class A), does
not depend on Va, but only on s. Property in Equation 13
extends this remarkable result to any input frequency fo,
considering absence of reactive effects.
This result, combined with Equation 7 and the appli-
cation of numerical Fourier transform over finely sampled
signal versions (it does not seem possible to derive aan
nalytical expression for the THD in this case), allow us
to draw the lines in the 〈β〉 × 〈Ro〉 where the THD will
be constant, as defined by fixed values of s = 0, 1, . . . , 30.
Figure 22 depicts the so obtained results. Given a THD
level, determined by the respective Early parameter s,
the transistors allowing that level will have 〈β〉 directly
proportional to 〈Ro〉 with a constant of proportionality
that decreases in a non-linear fashion with s. Among the
considered BJTs, the most linear operation — as far as
THD in the adopted configuration is concerned, — is al-
lowed by N7 and N4. The PNP transistors P6 tend to be
particularly non-linear in the considered circumstances.
Most of the adopted devices resulted comprised between
the THD lines ranging from s = 4 to s = 17, which
is a relatively large distortion range. In other words,
great distortion variation can be potentially implied by
not considering the Early parameter s of the chosen tran-
sistors.
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Pair (push pull config.) 1V 2V 3V 4V 5V
(N4(9), P5(9)) (simple) 32.03 15.59 10.38 7.01 5.62
(N7(8), P3(7)) (simple) 34.05 17.15 11.15 7.83 6.25
(N4(9), P5(9)) (diodes) 0.27 0.56 0.69 0.72 0.73
(N7(8), P3(7)) (diodes) 0.62 1.03 1.15 1.05 1.03
(N4(9), P5(9)) (neg. feed.) 0.29 0.82 0.59 0.64 0.65
(N7(8), P5(7)) (neg. feed.) 0.36 0.91 0.68 0.61 0.62
TABLE V: The experimental THD values (in percentage) obtained for
the transistor pair (N4(9), P5(9)), having the closest parameters
among all possible pairwise combinations, and the pair (N7(8), P3(7)),
characterize by exhibiting the most discrepant parameters. Each of
these pairs was used in each of the three considered push pull
configurations with RL = 670Ω and VCC = 12V . Smaller THD values
are obtained in almost all respective configurations.
D. Experimental THD Analysis with Resistive
Loads
The complementary pairs having the smallest and
largest parameter differences were considered for experi-
ments taking into account the three push pull amplifier
configurations discussed in Section II. These two pairs
of transistors are (N4(9), P5(9)) (smallest parameter dif-
ference) and (N7(8), P3(7)), respectively. A purely re-
sistive load RL = 670Ω was adopted throughout, and
VCC = 12V . The total harmonic distortion, THD
(e.g. [5]), was estimated by using a high quality THD an-
alyzer. The input signals consisted of purely sinusoidal
waves with peak-to-peak amplitudes Vi = 1, 2, 3, 4, 5V .
Table V presents the THD values (in %) obtained for
each configuration of transistor pair and push pull cir-
cuit. As could be expected, considerably large THD val-
ues were obtained as a consequence of the simplicity of
the considered circuits.
In the case of the simplest push pull configuration, im-
plying large cross-over distortion, the THD values tend to
decrease with the input voltage amplitude, because the
cross-over effect becomes relatively smaller with respect
to the total output voltage. As expected, the THD tends
to increase with Vi in the diode push pull configuration.
A variable trend was observed for the negative feedback
circuit.
Remarkably, and with only two exceptions, the THD
values obtained in the three types of push pull circuits
were smaller in the BJT pair with more similar param-
eters, namely (N4(9), P5(9)). The exceptions were ob-
served for the negative feedback configuration for Vi = 4
and 5V . These results tend to confirm two important
trends, namely that better results are obtained with com-
plementary pairs having similar parameters, and that
negative feedback may not be enough to completely elim-
inate the effects of parameter variability [10].
It is interesting to observe that push pull configurations
can be conceptualized as a single device in the Early mod-
eling, which is achieved by reflecting the PNP portion
and merging it into the NPN Early diagram in Figure 6.
This combined representation is illustrated in Figure 23.
The use of complementary pairs with unmatched param-
eters will imply the two quadrants respective to the NPN
and PNP operation to be asymmetric, resulting in larger
distortions, as observed in the reported experiments.
IX. CONCLUDING REMARKS
Reproducibility, stability, and linearity are most de-
sired properties in BJT amplifying circuits. The former
property is limited by the inherent large variability of the
characteristic parameters of junction transistors, and the
latter is a consequence of several effects, including the
dependence of the transistor parameters with the oper-
ating voltages and currents, intrinsic non-linearities im-
plied by quantum mechanics, as well as circuit design
issues (e.g. the cross-over distortion in push pull configu-
rations). Since the introduction of BJTs in the mid 40’s,
much effort has been invested in better understanding
and controlling the intrinsic properties, often expressed
as parameters, of this important class of transistors, re-
sponsible for the onset of modern Electronics. Many
models of BJTs and circuit configurations have been pro-
posed, several of them involving the current gain β or
hfe and the collector output resistance Ro. Despite cor-
responding to quantities of more intuitive applicability
and significance, these parameters have an intrinsic lim-
itation in the sense that they constantly depend on the
Vc and IC even under normal circuit operation. So, of-
tentimes BJTs are characterized in terms of averages of
these parameters, or values taken at a specific operation
point.
One of the resources that has been applied in order to
reduce power consumption in BJT amplifiers involve the
application of a complementary pair operating in push
pull configuration classes B or AB. This operation can
imply in cross-over distortion, which has to be controlled
by some effective means such as diode-induced base bi-
asing and negative feedback. The push pull configura-
tion is particularly appealing from the theoretical point
of view because of its symmetry and complementarity,
which characterize the unified operation of this configu-
ration. This configuration is particularly important be-
cause it is often employed as output stage of many off-the-
shelf operational amplifiers. One particularly interesting
issue with push pull operation is the inherent difference
between NPN and PNP devices, which is mostly a conse-
quence of different mobilities in the N and P semiconduc-
tors, and geometrical parameters [18, 20]. Therefore, it
would be interesting to achieve a better understanding,
14
if possible in simple and intuitive fashion, of the charac-
teristics and variability intrinsic to each of the two main
transistors types. Actually, NPN BJTs tend to be more
often used in practice than the PNP counterparts as a
consequence of differentiating properties between these
two categories.
Advances in instrumentation, pattern recognition, im-
age analysis, and transistor modeling have jointly paved
the way to more comprehensive integrated studies of
semiconductor devices and circuits. In particular, a re-
cently introduced Early modeling for BJTs [11] provided
a simple and intuitive framework for investigating de-
vices and circuit configurations. Of special interest is
the fact that the two main involved parameters, namely
the Early voltage Va and the proportionality parameter
s largely do not depend on Vc and IC during normal
circuit operation, being almost constant and intrinsic to
each individual BJT. In addition, the Early model pro-
vides a simple and elegant geometrical understanding of
BJT operation and parameters. In the present work, we
used an improved version of the Early modeling approach
reported inc˜itecostaearly:2017 in order to investigate the
properties of complementary pairs of BJTs. In particu-
lar, the estimation of Va is performed by a voting scheme
motivated by the image analysis technique known as the
Hough transform, capable of reducing the interference
between the IB isolines. This modification corresponds
to the first main contribution of the present work. In
addition, we derive relationships between the Early pa-
rameters Va and s with the more traditionally applied
current gain β and output resistance Ro. Because these
two latter parameters depend on VC and IC , their aver-
age value in the operation region had to be taken into
account in the derived relationships with the Early pa-
rameters. These relationships, which can be adapted to
more general operation regions than the first quadrant
Q, constitute another contribution of the present article,
which allowed the Early approach and results to be re-
lated and interpreted in terms of the more traditional and
intuitive parameters β and Ro. The whole procedure for
estimating the Early parameters, including signal cap-
ture, pre-processing, adherence residuals, as well as the
numeric estimation procedure were described, discussed
and illustrated. The acquisition system, build exclusively
for the reported experiments, was also briefly described.
Th reported theoretic-experimental framework was
then applied for the characterization of 7 types of com-
plementary BJT pairs, each represented by 10 respec-
tive samples, totaling 140 real-world small signal devices.
Several interesting results were identified and discussed.
When mapped onto the Early space, the real-world de-
vices resulted comprised within a relatively narrow band
with increasing values of s for larger values of Va. The
NPN and PNP groups of devices resulted markedly sep-
arated in the Early space, with the former exhibiting im-
proved linearity at the cost of larger output resistance.
The PNP group was also characterized by larger param-
eter variation, especially in which concerns the propor-
tionality parameter s. The region defined by bounding
isolines of 〈θ〉 for constant values of 100 and 400, obtained
by using the theoretically derived relationship between
the Early parameters and the more traditionally used β,
was found to neatly contain all the experimental devices
mapped in the Early space. These results regarding the
two main transistor types constitute another of the main
contributions of the present work.
The variability and relationships between the other pa-
rameters, namely Ro, cs and Ia, were also considered and
discussed. By incorporating linear discriminante analy-
sis, it was possible to identify an optimal separatrix be-
tween the NPN and PNP groups. A prototype NPN-
PNP Early space was then derived by combining this
separatrix with the 100 and 400 β isolines, and the av-
erage Early parameters. This space summarizes in an
effective and yet comprehensive way the main properties
and respective variability of the two main types of BJTs.
The theoretical isolines corresponding to the averages ob-
tained for the NPN and PNP groups were also derived
and illustrated, corresponding to prototypical isoline re-
spective configurations in the (VC , IC) space. Remark-
ably, the obtained prototype NPN and PNP devices re-
sulted with similar 〈β〉 values, but considerably differ-
ent Va and s, as well as 〈Ro〉. This suggests that NPN
and PNP tend to be, in the average, matched regard-
ing the current gain β. The divergence of characteristics
would therefore be accounted by differences between the
other parameters, such as s. The obtained relationships
between the Early parameters and 〈β〉 and 〈Ro〉 were
then used to map the considered real-world BJTs into
the space defined by the latter pair of parameters. The
results are particularly interesting, with the two groups
resulting again almost completely apart, and with PNP
still exhibiting larger parameter variability, though to a
smaller extent, than NPN counterparts. In addition, as
in [10], well-defined groups were obtained for each of the
14 experimentally characterized transistor types, which
substantiates the fact that the variability within each
transistor type tends to be smaller than the variation
between the different types. These results also indicated
that the similar cluster orientations obtained in [10] are
defined by the narrow curved band occupied by the re-
spective devices in the Early space.
The obtained relationship between the Early param-
eters and the more commonly used β and Ro parame-
ters also allowed the THD of BJTs to be analytically
investigated. By using THD properties and the obtained
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relationships, considering a simplified common emitter
configuration [11], a remarkable result, which constitutes
another of the main contributions of the present work,
was achieve in which the THD, for a fixed circuit con-
figuration, does not depend on Va, but only on s. By
mapping the lines defined in the Early space for s = ct.,
it was possible to identify that oblique lines with positive
slopes are defined in the more traditional 〈β〉×〈Ro〉 space.
Thus, for a fixed THD level indexed by s, if a transistor
with that level has higher β, it will have proportionally
higher Ro. The considered BJTs were observed to have
their THD levels to vary significantly among the samples
of the same transistor type, with interesting practical im-
plications.
To conclude the reported investigation, two hybrid (in
the sense of involving transistors from different types)
complementary pairs, one with the closest parameter
configuration and the other with the most diverging pa-
rameters, were taken back to the bench and used in three
push pull configurations amplifying sinusoidal signals
with progressively increasing voltage amplitudes onto a
resistive load. In the greatest majority of cases, the use
of the better matched pair led to improved THD val-
ues, even in the presence of negative feedback. These
results corroborate, at least for the considered devices
and circuits, the validity of using complementary tran-
sistors with similar parameter values whenever possible.
Interestingly, it turns out to be a particularly challenging
task because, as indicated in the reported experimental
results, NPN transistors tend to occupy rather distinc-
tion positions in the Early space, implying in markedly
divergent electronic properties.
The efficacy of the reported methodology, as well as the
several results obtained regarding NPN and PNP char-
acteristics and parameters variation pave the way to a
number of future related works, which are discussed as
follows.
First, it would be interesting to extend theoretically
and experimentally the reported approaches to other
families of transistors, such as FET and MOS, as well as
to high frequency and high power BJTs. Also promising
would be to experimentally map older device technolo-
gies, in particular those based on germanium, in order to
compare their parametric features with the more modern
silicon counterparts. Preliminary experiments performed
by the author, considering an old new stock (NOS) lot
of a type of NPN germanium junction transistors, sug-
gested that these devices are characterized by very small
s values and small Va values, the latter being compara-
ble to those of silicon PNP devices. Another intriguing
question concerns if the Early approach can be eventu-
ally applied to other types of amplifiers, such as optical,
mechanical, acoustical, etc.
Regarding complementary pairs, it would be of inter-
est to consider, in a similar fashion as in [12], off-the-
shelf transistor arrays containing matched NPN and PNP
transistors. Further investigations are also required in
order to possibly extend the obtained results to other
models of transistors operating in different circuit con-
figurations, not to mention transistor arrangements such
as Darlington tandem and in parallel. Also, the proposed
methodology can be applied to infer the effects of nega-
tive feedback in the resulting Early parameters, such as
in common emitter and push pull configurations. Of spe-
cial interest would be the consideration of reactive loads
typically found in practice. It is believe that the results
reported presently can be directly extended to this type
of loads.
It would also be interesting to consider the here identi-
fied parametric relationships in terms of conformal map-
pings [4]. It is also believed that, with simple adapta-
tions, the proposed framework can be extended to the
characterization and analysis of sensors and transduc-
ers. In this respect, it is believed that interesting experi-
ments can be performed with off-the-shelf optocouplers.
Needless to say, all the concepts, methods and results
presented in this work can be natural and effectively ex-
tended to transistors in integrated circuits at their pro-
gressive integration levels. Also, It would be worth in-
vestigating in which sense the results reported in this
work could be applied to digital electronics, especially
concerning the switching time.
At the level of the physics of semiconductors devices,
it would be promising to use the reported methods in
order to identify possible relationships between the Early
parameters and other properties characteristics of PNP
and NPN materials. In particular, it would be to check
the effects of temperature over the Early parameters.
Several of the above mentioned venues for further re-
search are being currently investigated and results should
be reported opportunely. It should be also observed that
the Early approach to modeling and characterizing tran-
sistors is particularly simple and has good potential for
being used for didactic purposes regarding device and
circuit theory and practice.
All in all, the Early effect provides a simple and effi-
cient geometrical framework for approaching analog elec-
tronic devices and circuits, ranging from discrete devices
to VLSI. It remains an additional interesting question,
worth of further study, wether the convergence of iso-
lines observed for BJTs (and also other families such as
MOSFETs) constitutes a type of universal feature ex-
hibited by most amplifying and modulating devices of
several natures and technologies..
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FIG. 7: The values of 〈β〉 defined by all the parameter configurations in the Early space region defined by −150V ≤ Va ≤ 0V and 0 ≤ s ≤ 14.
The average current gain tends to increase in a non-linear way with Va magnitude and linearly with s, reaching a peak larger than 2000 at
(Va = Va,max, s = smax).
FIG. 8: Linear variation of Ro with the values of Va obtained for the
considered BJTs.
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FIG. 9: The accumulator array used for Va numerical estimation,
indexed as Acc[vC , iC ], with resolutions ∆VC and ∆IC .
FIG. 10: The isolines obtained for BJT (N6(7)). The load line used
for signal capture is also included.
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FIG. 11: The isoline prolongations obtained by linear regression of the
isolines for the BJT (N6(7)).
FIG. 12: Example of accumulator array typically obtained for the considered devices.
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FIG. 13: The well-defined linear relationship between θ and s
observed for all considered devices, including the BJT (N6(7)) in this
example.
FIG. 14: The density of the residual standard deviation sigma
obtained for estimating the relationship between VC and IC (isoline
prolongations).
FIG. 15: The density of the residual standard deviation sigma
obtained for estimating the relationship between θ and Ib.
21
(a) Va (b) s
(c) Ia (d) cs
(e) acc
FIG. 16: Histograms of several of the parameters associated with the Early model, with respect to the 140 adopted real-world BJTs, with
superimposed normal fittings.
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FIG. 17: Scatterplot of Va in terms of s parameter obtained for the considered BJTs. An impressive separation between the NPN and PNP
groups is immediately observed, with the former occupying the lefthand portion of the plot. A well-defined relationship is also verified, with s
increasingly slowly with Va up to about Va = −45V , undergoing a steeper increase afterwards. Regarding the relative distance between
respective NPN and PNP devices of the same complementary pair, the nearest case is observed for pi5, and the furthest for pi7. Remarkably, the
NPN group presents intrinsic smaller parameter dispersion (variability) than the PNP group. The isoline obtained for 〈β〉 = 250 is also included,
corresponding to a kind of medial axis to the curved band occupied by the devices.
FIG. 18: Scatterplot of Va in terms of Ia parameter obtained for the
considered BJTs.
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FIG. 19: Scatterplot of Ia in terms of the cs parameter obtained for
the considered BJTs. A strong negative correlation is observed
between these two measurements for the considered devices.
FIG. 20: Scatterplot defined by the 〈β〉 and 〈Ro〉 for the 140 considered BJTs. The NPN and PNP also exhibit almost no overlap in this space,
and the PNP devices still exhibit, though to a smaller extent, larger parameter variation. The 10 samples respective to each of the considered
BJT types yielded well-defined respective clusters. NPN devices have larger 〈Ro〉 than the PNP counterparts, but the distribution of the values
of 〈β〉 are mostly comparable.
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FIG. 21: The prototypical NPN-PNP Early Space. Also shown are the average values of Va and s for the NPN and PNP BJTs, the respective 〈β〉
and Ro, as well as the optimal separatrix (according to linear discriminant analysis) between the two groups. The the real-world transistors are
completely comprised between the relatively narrow curved region defined between the 〈β〉 = 100 and 〈β〉 = 100 isolines. The real-world positions
are also showed in diluted gray levels.
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FIG. 22: The lines defined in the 〈β〉 × 〈Ro〉 space by the lines in the Early space such that s = ct and −150V ≤ Va < 0. The lines are shown
respectively to s = 0, 1, . . . , 30. The smallest THDs are obtained for s small, so that the NPN components of the pi7 and pi4 complementary pair
allow the best linearity, as far as THD is concerned, among the considered devices for the adopted configuration, i.e. VCC = 12V ,
IC,min = 1mA, IC,max = 15mA and RL = 700Ω.
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FIG. 23: The Early model geometric configuration as extended for
joint operation of a complementary pair of BJTs.
